




Bharath Institute of Higher Education and Research

[Declared Under Section 3 of UGC Act, 1956]



Chennai - 600 073

INTERNAL QUALITY ASSURANCE CELL (IQAC)


DOCUMENTS SUBMISSION FORM

Date of Submission	26/02/2018
Type of Documents	SEMINAR
Description	Seminar on Verification Trends for VLSI Design
Enclosures	a) Requisition Letter
	b) Circular
	c) Schedule
	d) Certificate
	e) Feedback form
	f) Photos
	g) Invitation
	h) Participant's List
No. of Pages	10
Submitted By	Name : Dr.M.Sangeetha
	Designation : Professor
	Department : ECE
	Signature : 

For Office Use Only

Verified By:	K. Sakthivel	Sign: 	Date: 26/02/2018
Uploaded By:	K. Senthil Kumar	Sign: 	Date: 26/2/18
File Name:	SEMI - SEE - ECE - 2017-2018 - 22		




Director
IQAC - BIHER



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY

No. 173, Agharam Road, Selaiyur, Chennai , T.N - 600 073.

Requisition Letter

From

The HOD,
Department of ECE,
Bharath Institute of Higher Education and Research,
Chennai.

Date: 29 .01. 18

BHARATH INSTITUTE OF HIGHER
EDUCATION & RESEARCH
(Declared as Deemed to be University
U/S 3 of UGC Act 1956)

26 FEB 2018

To

The Dean Engineering,
Bharath Institute of Higher Education and Research,
Chennai.

OFFICE OF THE
IQAC - BIHER
Selaiyur, Chennai-600 073. INDIA

Respected Sir,

Subject: Request of Permission to conduct a seminar on “**Verification Trends for VLSI Design**” –Reg.

With reference to above subject, I would like to bring to your kind notice that, our department interested to organize seminar on “**Verification Trends for VLSI Design**” in our campus premises on **21/02/2018** between **09: 30 AM to 04:30 PM**. In this regard, I kindly request you to grant permission for conducting the same.

Thanking you

HOD/ECE

DEAN ENGINEERING



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY

No.173, Agharam Road, Selaiyur, Chennai , T.N - 600 073.

29.01.2018

From
The HOD,
Department of ECE,
School of Electrical Engineering,
BIHER.

To
Dr. Senbagavalli
Prof. & Head ECE
National Engineering College.
Respected sir,

Sub:- The Department of Electronics and Communication Engineering, School of Electrical Science, BIHER, proposed to conduct a seminar in “**Verification Trends for VLSI Design**”- Permission requested to deliver an invited talk – Reg.

In the continuation of telephonic conversation, it is requested to deliver an invited talk in “**Verification Trends for VLSI Design**” on 21.02.2018. Kindly accept our request and do the needful .

Convener

Dr.M.Sangeetha, HOD/ECE



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY
No.173, Agharam Road, Selaiyur, Chennai , T.N - 600 073.

DEPARTMENT OF ECE

Program Schedule

17/08/2017(Thursday)

09.30 - 10.00 AM	Inaugural Address
09.30 AM	Welcome Address Dr.M.Sangeetha
09.35 AM	About the Seminar M.Jasmin
09.40AM	Introduction of the Chief Guest Dr.S.Arulselvi
09.45 AM	Inaugural address by Chief Guest Dr. Senbagavalli Prof. & Head ECE National Engineering College.
10.00 AM Onwards	Invited Talk Dr. Senbagavalli Prof. & Head ECE National Engineering College.
12.30-1.30 PM	Lunch break
1.45-03.00pm	Presentation
	<u>Valedictory program</u>
03.30-04.00PM	Valedictory Function
04.00-04.20PM	Vote of Thanks (Coordinator)



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY

No. 173, Agharam Road, Selaiyur, Chennai , T.N - 600 073.

CIRCULAR SCHOOL OF ELECTRICAL ENGINEERING

Date: 12.02.18

A Seminar on “Verification Trends for VLSI Design” is planned by the School of Electrical Engineering on 21/02/2018 between 09:30 AM to 04:30 PM. In this regard, students are instructed to give their willingness and confirm their participation to the program coordinator mention below.

RESOURCE PERSON:

Dr. Senbagavalli
Prof. & Head ECE
National Engineering College

Note: Registration First Come First Serve Basis.

PROGRAM COORDINATORS:

Ms. S. Arulselvi
Associate Professor
Ms. M. Jasmin
Assistant Professor

E-mail: arulselvi2003@gmail.com / rifrizz@gmail.com

Phone no.: 8870334286/9445240930

Head ECE



Bharath
INSTITUTE OF HIGHER EDUCATION AND RESEARCH
(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY
No.173, Agharam Road, Selalyur, Chennai , T.N - 600 073.

INVITATION

SCHOOL OF ELECTRICAL ENGINEERING



Bharath
INSTITUTE OF HIGHER EDUCATION AND RESEARCH
(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)

School of Electrical Engineering
Department of ECE

BHARATH Institute of Higher Education and Research
SELALYUR, CHENNAI - 600073

Seminar on **"Verification Trends for VLSI Design"**

Resource Person : Dr.Senbagavalli
Prof & Head, National Engineering College
Keynote Address : Dr J.Hameed Hussain
Dean Engineering, BIHER, Chennai
Special Address : Dr M.Sangeetha
Professor & Head, Department of ECE, Chennai
Program Coordinator : Dr S.Arulsevi
Associate Professor, BIHER, Chennai

Venue:

Smart Room, ECE, BIHER

Date & Time:

21st FEBRUARY 2018; 10.00 AM - 12.00 PM

Registration form

Name :
Designation:
Name of the
Organization/Institution :

Address for Communication :

Contact No:
Gmail :
Category : Students/Research
Scholar/Faculty/Industrial
person

Payment Details :

D.D No/ Date :
Drawn on Bank :
Amount :

Signature of Head of
Institution /Organization

Date :
(Photo copies of the form
accepted)

Advisory Committee:
Dr.J.Sundeep Anand
Chancellor/BIHER
Dr.S.Sweetha Anand
Managing Director/BIHER
Dr.V.Kanagasabai
Vice chancellor/BIHER

Co-Patron
Dr.K.P.Thooyamani
Pro vice chancellor/BIHER
Dr.J.Hameed Hussian
Dean Engineering /BIHER
Dr.M.Sundararajan
Dean School of Electrical
Science/BIHER

Convener
Dr.M.Sangeetha
Professor & HOD/ECE

Program Committee:
Dr.S.Arulselvi
Assistant Professor/ECE

Technical Committee:
Dr.M.Jasmin
Assistant Professor/ECE
Dr.B.Karthik
Assistant Professor/ECE

Organizing Secretary:
G.Gokul
Student of ECE
Mogal Naseer
Student of ECE



Bharath
INSTITUTE OF HIGHER EDUCATION AND RESEARCH
(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)

BHARATH INSTITUTE OF HIGHER
EDUCATION AND RESEARCH
173, Aghram road, Selaiyur,
Chennai-600073

Seminar
on
**“Verification Trends
for VLSI Design”**

21st February 2018
Organized
by

DEPARTMENT OF ELECTRONICS
AND COMMUNICATION
ENGINEERING



www.bharathuniv.ac.in

About the University:

The first self-financing Engineering College in the name of Bharath Institute of Science and Technology (BIST) was started in Tamil Nadu in 1984 by Sri Lakshmi Ammal Educational Trust, established by the academic visionary Dr.S.Jagathrakshakan.

Bharath University and is known for providing high-quality education to around 10000 students from across the world in multi-stream. The institute facilitates the guidance of 1300 teaching faculty members to provide guidance to do Undergraduate, Postgraduate programs and to facilitate Ph.D. research.

About the Department:

Electronics and Communication Engineering (ECE) is a swiftly advancing field, with new ideas emerging every other seconds. Graduate engineers in this discipline will be equipped to design and fabricate, install, operate and maintain complex electronic circuits, equipment's and systems.

The course also covers designing security in communications, besides all the software and hardware required in the

About the Seminar:

Embedded systems are not only one of the most important fields for current computer-based applications, it is also one of the most challenging fields of software engineering: embedded systems must meet real-time requirements, are safety critical and distributed over multiple processors. Embedded systems are used in many areas -- from vehicles and mobile phones to washing machines and printers. Nowadays it is impossible to imagine our life without them. The increasing complexity and real-time requirements require new modelling techniques as well as application of formal methods.

We cordially invite the students, research scholars, Faculties, Industrial persons to explore the various areas of research and to enhance research skill and to enlighten those around you.

Instructions for the Participants:

Those who wants to participate in this National level Seminar fill their details in the registration form and get signature from their Higher Authorities. Along with the registration form take DD drawn in favour of "Dean Engineering" BIHER payable at Punjab National Bank (PNB), selaiyur, branch - chennai-73, should be sent to the Head of Dept. of ECE/BIHER, for their participation confirmation. DD should carry full name, contact number and address of the participants.

Note : Accommodation shall be arranged on request basis at a reasonable cost.

Dates to be Remember :

Last date for Registration : 16.02.2018.

Confirmation through mail from Institution : 19.02.2018

Registration fee details:

Students : Rs.250/-

Research scholars &

Staff members : Rs.500/-

Industrial Person : Rs.750/-



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY

No.173, Agharam Road, Selaiyur, Chennai , T.N - 600 073.

Department of ECE

PARTICIPANTS LIST

SL.NO.	NAME OF THE CANDIDATE
1.	GADDAM VENKATA RAVI PRASAD PRATHIMA
2.	M L N PRITHVI RAJ
3.	PUNUGOTI ANUSHA
4.	RACHAMADUGU MANISH
5.	RACHUMALLA LOKESH REDDY
6.	KAKUMANU RADHA RANI
7.	PAWAR.SUSHEEL KUMAR
8.	VANGUMALLA REDDY SOWMYA
9.	RACHAPALLI SAI MOHAN
10.	SAI RINITHA.K
11.	MOGAL NASEER.
12.	MATHEGAM NIHAL REDDY
13.	NILKAMAL KUMAR
14.	PEDINEEDI VIJAYA BHARGAVI
15.	PEDDISETTI VINAY
16.	PENGALAPATI BHARATHI
17.	PILLI DANIEL PHILIP MOSES
18.	PONNAGANTI MANOJ DEEP
19.	G PRANAY KUMAR
20.	PRASANNA.S
21.	MD SHAHRUKH ALAM
22.	MARUBOYINA SANDEEP
23.	MANNE MANOJ KUMAR REDDY
24.	MANIS KUMAR YADAV
25.	BASETTY HIMABINDU
26.	DUDEKULA FAYAZ
27.	BOJJA PHANINDHRA REDDY
28.	GOKUL.G
29.	CHEKKA KESAVA PRAJWAL
30.	GUDIVADA HEMASAGAR



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY

No.173, Agharam Road, Selalpur, Chennai , T.N - 600 073.

SCHOOL OF ELECTRICAL ENGINEERING

Seminar on “Verification Trends for VLSI Design” dated on 21/02/2018 between 09:30 AM to 04:30 PM.





Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY
No.173, Agharam Road, Selaiyur, Chennai , T.N - 600 073.

CERTIFICATE

SCHOOL OF ELECTRICAL ENGINEERING



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH


(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)

ACCREDITED WITH 'A' GRADE BY NAAC

SCHOOL OF ELECTRICAL ENGINEERING


CERTIFICATION OF PARTICIPATION

This is to certify that Mr. GADDAM VENKATA RAVI PRASAD PRATHIMA has attended a Seminar on "Verification Trends for VLSI Design" Organized by the Department of Electronics and Communication Engineering, BIHER conducted on 21/02/2018.


COORDINATORS

Dr. S. Arulsevi

Ms. M. Jasmin



CONVENOR

Dr. M. Sangeetha



Bharath

INSTITUTE OF HIGHER EDUCATION AND RESEARCH

(Declared as Deemed - to - be - University under section 3 of UGC Act 1956)



BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY

No.173, Agharam Road, Selalpur, Chennai , T.N - 600 073.

SCHOOL OF ELECTRICAL ENGINEERING FEEDBACK FORM

Date: 21/02/2018


REG NUM / STUDENTS NAME :

NAME OF THE PROGRAMME: Seminar on "Verification Trends for VLSI Design"

FEED BACK FORM

Date: 21.02.2018

Name	Dudukula Fayaz				
Phone number	7300056733				
	Poor	Fair	Good	Very Good	Excellent
Overall Program				/	
Seminar's objective were stated clearly and met?				/	
Audio, Visual Aids Technology used					/
Presentation hand outs			/		
Seminar enhances your Studies/Research?				/	
The information presented was useful?					/
The speaker was engaging and Knowledgeable?				/	


Student Signature



SCHOOL OF ELECTRICAL ENGINEERING
FEEDBACK FORM

Date: 21/02/2018

REG NUM / STUDENTS NAME :

NAME OF THE PROGRAMME: Seminar on "Verification Trends for VLSI Design"

FEED BACK FORM

Date: 21.02.2018

	Poor	Fair	Good	Very Good	Excellent
Name	SAI RINITHA.K				
Phone number	90005522109				
Overall Program				✓	
Seminar's objective were stated clearly and met?					✓
Audio, Visual Aids Technology used			✓		
Presentation hand outs				✓	✓
Seminar enhances your Studies/Research?				✓	
The information presented was useful?				✓	
The speaker was engaging and Knowledgeable?				✓	


Student Signature