

CIRCULAR

09.06.2017

The School of computing, Bharath Institute of Higher Education and Research is planned to conduct a certification value added course on **Certificate Course of Accelerating C, C++**, **Open Cl & RTL Application** for the benefit of students. This course is scheduled from 12.06.2017 to 24-06-2017 which includes theory and practical. The timings are 9:30 AM to 12:30 PM (FN) and 1:30 PM to 4:30 PM(AN) and Saturday (FN&AN).

All Registered Students must attend all the classes without fail. The following faculty members are assigned to handle the course. S.NO	Name of the Faculty	Designation
1	Dr.C.Rajabhusanam	Professor
2	Ms.C.Geetha	Assistant Professor

Head of Department

HEAD OF DEPARTMENT Department of Computer Science & Engg., Bharath Institute of Higher Education & Research (Declared as Decemed to be University U/S 3 of UGC Act, 1956) Chennal-600 073. INDIA

То

Copy to CSE

Copy to IT



CERTIFICATE COURSE ON ACCELERATING C, C++, OPEN CL & RTL APPLICATION

Date of Introduction of the Course: 24.07.2017

COURSE SYLLABUS

1. Introduction of OpenCL Framework

Explains how application developers can Open Computing Language (OpenCL) framework

2. OpenCL Framework Fundamentals -1

Describes OpenCL framework models such as the Platform model, Execution model, Memory model, and Programming model.

3. OpenCL Framework Fundamentals -2

Describes OpenCL framework components such as the OpenCL platform API, OpenCL run-time API, and OpenCL programming language.

4. Synchronization

Describes OpenCL synchronization techniques such as events, barriers, blocking write/read, and the benefit of using out-of-order execution.

5. Introduction to ND Ranges

Explains the basics of ND Range (N dimensional range) and the OpenCL execution model that defines how kernels execute with the ND Range definition. Functions

6. Working with ND Ranges

Explains the host code and kernel code changes with respect to ND Range. Also explains how ND Range works and the best way to represent the work-group size for the FPGA architecture.

7. Profiling

Describes the different reports generated by the tool that help to optimize data transfer and kernel optimization.

8. Debugging

Explains the support for debugging host code and kernel code as well as tips to debug the system.

9. Optimization Methodologies

Describes the recommended flow for optimizing an application in the environment.

10. Memory Transfer Optimization Techniques

Describes the various optimization techniques for data transfer between kernels and global memory.

11. Kernel Optimization Techniques

Apply different techniques such as loop unrolling, pipelining, and DATAFLOW.

12. Using the RTL Kernel Wizard to Reuse Existing IP as Accelerators

Describes how the environment provides RTL kernel developers with a framework to integrate their hardware functions into an application running on a host PC connected to an FPGA via a PCIe interface.

COURSE OBJECTIVES

This course helps to develop, debug, and profile new or existing OpenCL[™], C/C++, and RTL applications development environment for use on Xilinx FPGAs. Also learn how to run designs on the Alveo[™] accelerator card using Nimbix Cloud. The focus is on learning how to utilize techniques in the RTL environment to Reduce latency Utilize the massive parallelism inherent to FPGAs Optimize throughput Pipeline for performance This course also provides an introduction to targeting the Alveo accelerator card.

Specifically, the course has the following objectives:


Students will learn

- 1. Describe how the FPGA architecture lends itself to parallel computing
- 2. Explain how the SDx development environment helps software developers to focus on applications
- 3. Examine the OpenCL API execution model
- 4. Analyze the OpenCL API memory model
- 5. Create kernels from C, C++, OpenCL, or RTL IP (using the RTL Kernel Wizard)
- 6. Apply host code optimization and kernel optimization techniques
- 7. Move data efficiently between kernel and global memory
- 8. Profile and debug OpenCL API code using development environment

COURSE COORDINATOR

HEAD OF THE DEPARTMENT

HEAD OF DEPARTMENT Department of Computer Scie & Engg., Bharath Institute of Higher Education & Research (Deciared as Deemed to be University U/S 3 of UGC Act, 1956) Chennai-600 073. INDIA



CERTIFICATE COURSE ON ACCELERATING C, C++, OPEN CL & RTL APPLICATION

Date of Introduction of the Course: 24.07.2017

The timings are 9:30 AM to 12:30 PM (FN) and 1:30 PM to 4:30 PM(AN) Saturday (FN&AN).

Time Table & Lesson plan

CLASS	DATE	TOPIC
1,	12-06-2017(FN)	1. Introduction of OpenCL Framework Explains how application developers can Open Computing Language (OpenCL) framework
2	13-06-2017(FN)	2. OpenCL Framework Fundamentals -1 Describes OpenCL framework models such as the Platform model, Execution model, Memory model, and Programming model.
3,4	14-06-2017(FN) 14-06-2017(AN)	3. OpenCL Framework Fundamentals -2 Describes OpenCL framework components such as the OpenCL platform API, OpenCL run-time API, and OpenCL programming language.
5	15-06-2017(FN))	4. Synchronization Describes OpenCL synchronization techniques such as events, barriers, blocking write/read, and the benefit of using out-of-order execution.
6	16-06-2017(FN)	5. Introduction to ND Ranges Explains the basics of ND Range (N dimensional range) and the OpenCL execution model that defines how kernels execute with the ND Range definition. Functions
7,8	17-06-2017(FN) 17-06-2017(AN)	6. Working with ND Ranges Explains the host code and kernel code changes with respect to ND Range. Also explains how ND Range works and the best way to represent the work-group size for the FPGA architecture.
9	19-06-2017(FN)	7. Profiling Describes the different reports generated by the tool that help to optimize data transfer and kernel optimization.
10,11	20-06-2017(FN) 20-06-2017(AN)	8. Debugging Explains the support for debugging host code and kerned

		code as well as tips to debug the system.
12	21-06-2017(FN)	9. Optimization Methodologies Describes the recommended flow for optimizing an application in the environment.
13	22-06-2017(FN)	10. Memory Transfer Optimization Techniques Describes the various optimization techniques for data transfer between kernels and global memory.
14,15	23-06-2017(FN) 23-06-2017(AN)	11. Kernel Optimization Techniques Apply different techniques such as loop unrolling, pipelining, and DATAFLOW
16,17	24-06-2017(FN) 24-06-2017(AN)	12. Using the RTL Kernel Wizard to Reuse Existing IP as Accelerators Describes how the environment provides RTL kernel developers with a framework to integrate their hardware functions into an application running on a host PC connected to an FPGA via a PCIe interface.

LI COURSE COORDINATOR

HEAD OF THE DEPARTMENT

HEAD OF DEPARTMENT Department of Computer Science & Engg., Bharath Institute of Higher Education & Research (Deciared as Deemed to be University U/S 3 of UGC Act, 1956) Chennai-600 073. INDIA



Course on Accelerating C, C++, Open Cl & RTL Application Date of Introduction of the Course: 24.06.20217

School of Computing Registered Students Name List

S.NO	REG.NO	NAME OF THE STUDENT
1	U17CS024	GANDHAM VENKATATESWARA RAO .
2	U17CS025	DEME VAMSHI KRISHNA .
3	U17CS026	JONNAGADDALA PAVAN KUMAR NAIDU .
4	U17CS027	MANI SHANKAR G
5	U17CS028	DEEPIKA R
6	U17CS029	GONE ESHWAR MANI SAI .
7	U17CS030	MOGALI NAGENDRA SAI CHARAN TEJ
8	U17CS132	MOHAMED IMRAN NAZEER K
9	U17CS133	MAHESWARAPU REVANTH CHANDRA SEKHAR .
10	U17CS134	RAJEEV RANJAN
11	U17CS135	KANCHANAPALLI SAI LAKSHMANA RAJU .
12	U17CS136	THUVAPALLI SAIKUMARREDDY
13	U17CS137	JANAPAREDDY SRIRAM
14	U17CS138	KONDAKINDI SHASINDER REDDY .
15	U17CS139	BELLAMKONDA SANTHOSH
16	U17CS140	TANGUTURI VENKA SAI PAVAN KUMAR
17	U17CN024	MALLEPAKA SRI VARSHITH .
18	U17CN025	KONDRA SRINU
19	U17CN026	PODAMEKALA VAMSIKRISHNA
20	U17CN027	MUDRAKOLA SAITEJA
21	U17CN028	ONTEDDU DHANA LAKSHMI .
22	U17CN029	GARIKIPATI NAGA SIVA DORA .
23	U17CN030	MARUKURTI ANIL
24	U17CN031	JAIRUS HOLSON J
25	U17CN033	JADAV BAL CHARAN .
26	U17CN034	KOMMARAJULA PRAVEEN KUMAR .
27	U17CN035	SAMSUNDAR S
28	U17CN036	MANDATI RATHNAKAR
29	U17CN037	KARRA NAGARAJU
30	U17CS053	GASI VENU GOPAL .
31	U17CS054	BELLAMKONDA KRISHNA VIVEK .
32	U17CS055	BELLAMKONDA VENKATA SIVA SAI MANIKANTA
33	U17cs056	DODDA ANUSHA
34	U17CS057	BOLLA SAI PRAKASH .

35	U17CS058	BANDARI RANJITH REDDY .
36	U17CS059	REKAPALLISASAANK .
37	U17CS060	KONKALA GURU PAVAN KUMAR .
38	U17CS061	AVINASH REDDY THIYYAGURA .
39	U17CS062	YANAMANDALA KAMALAKARA NAVEEN .
40	U17CS063	SHAIK AFREED
41	U17CS064	NIRMALA DEVI S
42	U17CS707	ABHIJEET SINGH
43	U17CN038	NAKKANI SIVATEJA
44	U17CN039	KANTHETI MONI PRASAD .
45	U17CN040	VIKRAM DEV SAHU .
46	U17CN041	MEKALA LAKSHMI NARAYANA .
47	U17CN042	MUKKU MADHAVA REDDY .

COURSE COORDINATOR

HEAD OF THE DEPARTMENT

HEAD OF DEPARTMENT Department of Computer Science & Engg., Bharath Institute of Higher Education & Research (Declared as Deemed to be University U/S 3 of UGC Act, 1956) Chennai-600 073. INDIA



Bharath UNIVERSITY பாரத் பல்கலைக்கழகம்

(Declared as Deemed-to-be-University, u/s 3 of the UGC Act, 1956)



CERTIFICATE OF PARTICIPATION



Ms.A.Sangeetha

For actively participating in the value added course "Accelerating C,C++, Open Cl & RTL Application "Conducted by School of Computing, BIHER from 12.06.2017 to 24-06-2017.

Course Coordinator


Head of the Departmen

HEAD OF DEPARTMENT Department of Computer Science & Engg. Bharath Institute of Higher Education & Research

Director

<u>CERTIFICATE COURSE ON ACCELERATING C, C++, OPEN CL & RTL</u> <u>APPLICATION</u>

Introduction of the Course: 24.07.2017



Course Coordinator

.

Head of the Department

HEAD OF DEPARTMENT Department of Computer Scie & Engg., Bharath Institute of Higher Education, & Research (Deciared as Deemed to be University U/S 3 of UGC Act, 1956) Chennal-600 073, INDIA

COURSE FEEDBACK FORM

cad	lemic Yea	ar	2017-20	2017-2018							
Term			Ter	Term 2.							
Cour	se Numb	er				1.00	N DO ST				
Cour	se Title		Acceler	ating C, C++, O	pen Cl & R	TL Applicati	on	1			
Num	ber of Cr	redits		1.1.1							
Туре	of Cours	se Regular		Elective	,		Add-on	V			
	1.										
•	Inform	Information on the Respondent: (Tick ($$) Appropriately)									
	Percen	Percentage of classes attended									
	0-20		20-40	40-	60	60-80	1	80-100			
		er of hours per w		the course (Othe		re hours)					
	0-2		2-4	4-6		6-8		8-10			
	Prepar	ation for the cou	rse by the stu	ident:							
	(i)	Have done part									
	(ii)			to the prerequisites	3						
	(iii)					study 1					
	(iv)	Had to pickup relevant additional topics through concurrent study Have no exposure to the background material									
-				Bround material							
	The ex	pectations for ta	king the cours	se by the student	are:						
	(a)	Enhance by skill base in the area of specializations									
	(b)	Get exposed to	exposed to a relevant subject								
	(c)	Curiosity				V					
	(d)	Better Employn	nent Opportun	ity	1	/					
	(e)	Complete Cours	se requirement	quirements							
	(f)	To Improve CGPA									
bou	t the Ins	tructor: Informa	ation on the R	tespondent: (Tick	(√) Approp	riately)					
				A	B	C	D		E		
	Pace of	the Teaching/lect	ure		1						
	Comme	ent of the Subject			*						
	Clarity	of expression			V						
	Level o	f preparation									
	Level o	f interaction			5						
	Accessi	bility outside the	class		V						
	Others (please specify		~							
·Ex	cellent	B: V	ery Good	C: Good		D: Satisfant	ory	E. D.			
		D. 1	., J 0000	C. Good		D: Satisfact	ory	E: Poor			

HEAD OF DEPARTMENT Department of Computer Scie & Engg., Bharath Institute of Higher Education & Research (Declared as Deemed to be University U/S 3 of UGC Act, 1956) Chennai-600 073. INDIA

COURSE FEEDBACK FORM

Acad	emic Yea	r	2017-2018									
Term			Term 2									
Cour	se Numbe	er							10000			
Cour	se Title		Accelerati	ng C, C++, Op	en Cl & RTL	Applicati	on					
Num	ber of Cre	edits										
Туре	of Cours	e Regular		Elective			Add-on	V				
									100			
[.	Inform	nformation on the Respondent: (Tick (1) Appropriately)										
	Percen	tage of classes atter	ded									
	0-20		0-40	40-0	50	60-80	1	80-100				
						00.00		00-100				
2.	Number of hours per week spent on the course (Other than lecture hours)											
	0-2	2.	-4	4-6		6-8	1	n 8-10				
								_				
•		ation for the course										
	(i)			is course earlier								
	(ii)	Has adequate prior					1.					
	(iii)	Had to pickup rele			concurrent stu	ıdy						
	(iv)	Have no exposure	to the backgro	ound material								
	The ex	nectations for takin	g the course	by the student	aro.							
	(a)	e expectations for taking the course by the student are: Enhance by skill base in the area of specializations										
	(b)	Get exposed to a relevant subject										
	(c)	Curiosity										
	(d)	Better Employmen	t Opportunity	,	~							
	(e)	Complete Course 1										
	(f)	To Improve CGPA										
bou		tructor: Informatio		pondent: (Tick	(V) Appropri	ately)						
					B	C	D		E			
	Pace of	the Teaching/lecture	;	-								
		ent of the Subject		1	~							
i.		of expression			1							
		f preparation		1		200						
i.	Level o	f interaction			1							
	Accessi	ssibility outside the class										
1.	Others (please specify			1							
	cellent	B: Very	Good	C: Good	1): Satisfac	tory	E: Poo	r \			

HEAD OF DEPARTMENT Department of Computer Scic & Engg., Bhoruth Institute of Higher Education & Research (Declared as Deemed to be University U/S 3 of UGC Act, 1956) Chennal-600 073. INDIA

.